A new SPICE compatible memristor model is presented which is based on the solution to the well-known Logistic equation. Previously published first order function models are limited in their ability to elucidate the memristor's oscillatory and chaotic behavior. Fractional order models are not SPICE friendly although they are known to demonstrate chaos. The relationship between the logistic equation and its iterated map is used to show how the proposed model explains the memristor's oscillatory and chaotic characteristic. It emulates empirically observed ohmic and semiconducting response to temperature. The utility of the model is tested by implementing it in a novel reliability and power aware relaxation oscillator design. A methodical approach to estimating the oscillation frequency of such highly nonlinear circuitry is presented. Computed results are validated against the relaxation oscillator implemented in an LTSpice testbench.
I. INTRODUCTION
Memory resistors were first proposed as a missing fundamental element by Chua in 1971 [1] . The idea was reenergized with the intentional manufacture of such devices by HP in 2008 [2] - [5] . Since then, researchers have been investigating the fundamental theory, modeling and implementation of circuit ideas using the memristor. Questions abound regarding the claimed fundamental nature of the device [6] , [7] . Computational efficiency when integrating memristors with CMOS circuitry is also an area of active research [8] . Digital, analog and neuromorphic circuits have been discussed in literature [9] - [12] . Circuits exhibiting chaos have been widely reported [13] - [15] , explored in a secure communications context [13] and in deeply theoretical study [16] . Current conduction in the memristor is electronic but device resistance is a function of oxygen vacancy (or ion) distribution within the device.
The continued relevance of modeling is evidenced by recent literature [17] - [19] . Modeling has received attention at various levels of abstraction ranging from vacancy migration [20] , [21] to resistance modeling [22] and some that are computationally simple piecewise [23] suitable for digital circuits. Vacancy migration modeling is compute The associate editor coordinating the review of this manuscript and approving it for publication was Sun Junwei .
intensive, yet produces closed form solutions that can be implemented directly or after simplification, in any Simulation Program with Integrated Circuit Emphasis (SPICE).
Arbitrary window functions are sometimes used by researchers to match practical device response. The generalized VTEAM [24] and boundary condition [22] models use windowing, while Miranda [25] opts for diode equations; none of these are associated with a physical device. Contemporary models are reviewed in Section II prior to introducing the logistic-sigmoid idea. Our proposal is not specific to the HP model. This research explores the ability of the sigmoid to model the ideal, general memristor with inherent nonlinearity. The model, (i) relates to our prior physics based, derived computational model [20] , [26] , (ii) is pedagogical and (iii) adaptable to empirical data, while exhibiting general memristive qualities including chaos.
II. BACKGROUND A. DUAL VARIABLE RESISTOR MODEL
The dual variable resistor (DVR or the HP) model accompanied the original memristor announcement from HP [4] . Their model was a pair of coupled equations (1) and (2) . In (1)- (2) , v(t) is the voltage across the device, i(t) is the current, w(t) is the boundary separating the ion rich and poor regions, D is device length and f (w(t)) is a window function. Under R OFF R ON this simplifies as follows.
Equation (3) is a nonlinear ordinary differential equation (ODE) of the form dy(t) dt = −k f (t) y(t) ; where f (t) is the stimulus voltage. A general solution is known, C 1 constant [27] , [28] . [22] .
Nardi et al. modeled the memristor from a vacancy migration perspective numerically [21] , [36] . Numerical solutions are accurate and are able to scale in scope as needed. However numerical methods lack the insight that can come from closed form solutions.
Fractional calculus involves operating on functions using traditional calculus operators raised to powers in the domain R of real numbers. This automatically suggests the existence of multi-valued solutions. While fractional order models are known [37] , [38] to exhibit chaos, such techniques are beyond the reach of the circuit design community.
Biolek introduced nonlinear SPICE models and bridged analytical and numerical methods [30] , [39] . Biolek also presents differential equations to model memristors in [40] .
Biolek posits that Bernoulli, Riccati and Abel dynamics can model ideal memristors. With respect to Riccati functions, Biolek observes that memristance can be an expression that employs the well-known sigmoid function. Biolek's work motivates the use of exponential functions to model nonlinearity.
C. VARIABLE COEFFICIENT ADVECTION MODEL
A study of vacancy migration from a variable coefficient advection (VCA) perspective has been shown to produce inherently nonlinear expressions for vacancy evolution and memory resistance [20] , [26] . Their work is suitable for any ion-migration mechanism although it was developed from a TiO 2 perspective where the distribution of mobile positive oxygen ions determine device resistance. Therein, the expression for vacancy concentration is a sigmoid function.
In (5) u is the normalized vacancy or ion concentration that can take on values 0 ≤ u ≤ 1, a is a computable normalized constant that depends on the initial concentration α, f 0 is the natural frequency of the memristor with units of Hz, n is the normalized location within the memristor, n b (φ) is the normalized mobile ion accumulation boundary and φ is the flux defined as the integral of the stimulus voltage across the device with respect to time. The VCA derived expressions for resistance reveal the dual variable resistance model originally introduced by Strukov et al. [4] . Numerical methods cannot produce such closed form expressions without datafitting after extensive, numerous simulations.
In (6) and (7) , the numbered subscript R VCA# indicates computational formula, p is a knob to limit maximum vacancy concentration. Function n b (φ) is the location of the ion accumulation boundary and can be calculated using (8) .
A variety of useful expressions for transition time, sensitivity to device physical dimensions and mobility have been derived from the VCA model and satisfactorily compared to independent empirical data [26] . The VCA model also exhibits the semi-conducting and ohmic empirical behavior observed by Walcyz [20] , [41] . Tang et al. have independently demonstrated that the Burgers' equation can demonstrate memristive behavior [42] . In retrospect, the VCA is a generalized form of Burgers', associated with fluid dynamics. Vacancy migration can then be visualized as a wave of ions in motion. The tuning parameter m has been used to closely align the temporal behavior of the logistic curves. Variable values R max = 2.5k, f 0 = 1, c = 2, α = 0.2 and p = 0.9 were used.
III. PROPOSED MODEL A. LOGISTIC EXPRESSION
The evolution profile for vacancy concentration (5) suggests that it can directly model resistance. This intuition is supported by Biolek's differential equations for memristors [40] . Parasitic capacitive effects are known but treated as non-dominant in this study [43] . A double diode model by Miranda et al. has shown logistic based hysteresis [25] , [44] .
Based on this guidance, our research proposes the following logistic (or sigmoid) function as a candidate to model resistance.
In (9), R(t, n b (t)) is the memristor device resistance at a given time, s scales the magnitude as needed, R max is the maximum resistance of the device, c is a calculated value such that R (0, n b (0)) = R min , m is an arbitrary fitting factor that can be assigned such that the model's resistance evolution profile matches any empirical data, f 0 is the memristor's natural frequency, n b (t) is the location of the ion boundary within the device and t is time. It is acceptable to replace φ with time t with the understanding that φ = T 0 v (t) dt. To aid simplicity, it was determined in simulations that n b (t) can be ignored by appropriate choice of the constant fitting factor m leading to the simplified proposal in (10) . Fig. 1 compares the resistance predicted by {(6), (7)}, (9) and (10) . The choice of m is listed in the plot. In discussions, the number of arguments referenced will uniquely distinguish the two logistic forms in (9) and (10) . The logistic function from (9) with and that from (10) without the boundary locator need only different values of m and s to generate a close fit to the computed VCA curve. The conclusion is that any of these logistic functional forms is a prospective candidate for representing memristive behavior. (10), from LTSpice for stimulus frequencies of 0.1kHz, 1kHz and 10kHz. Lobe area is inversely proportional to frequency as expected. Parameter values were chosen different in Fig. 2 , from that of Fig. 1 to ensure that there is no value dependent behavioral quirks in the model. Negative differential resistance (NDR) is visible for 0.1 kHz stimulus. In order to ensure realism, the actual model in LTSpice had parasitic lead capacitance of 15fF modeled. All modeling enhancement knobs were assigned values that do not affect key results. See Appendix. B for the details.
Consider the Abel ODE of the first kind [40] ;
For n = 2, f 2 (t) = −f 1 (t) and f 0 (t) = 0, the logistic differential equation is obtained (11) . Our research builds on continuous time methods to obtain closed form solutions. Knobs s, m and f 0 are provided to help with fine-tuning and fitting to experimental data.
Variable s = 1 when not explicitly specified.
B. LOGISTIC EQUATION
It is known that the sigmoid function is the solution to the ODE y = y(1 − y) [45] . We associate y → R(t) and evaluate the left-hand side (LHS) and right-hand sides (RHS) of the ODE; where R(t) is from (10) with s = 1.
Equations (12) and (13) are identical. Therefore, the governing equation can be written as follows.
In (14), the leading product term can be transformed mf 0 → r; where r is the Malthusian parameter [46] . Parameter r, alternatively called µ, is a constant. Equation (14) therefore applies when a direct current (DC) programming voltage is applied across the memristor device. If the voltage across the device changes such as when the memristor is floated, then (14) is still satisfied for r → r(t). Biolek's Bernoulli parameter-state-maps (PSM) for n = 2 resembles (14).
C. LOGISTIC MAP
All models to date including the original HP [4] , the VCA [20] , [26] , VTEAM [24] etc., are first order. First order models cannot oscillate. Yet memristive circuits have been shown to exhibit a variety of rich dynamics that are sensitive to initial conditions [14] , [37] , [47] , [48] . This section explains this issue by discretization of the logistic function to understand its behavior as an iterated map.
Equation (15) expresses the derivative in (14) in terms of a discrete ratio. Algebraic manipulation produces an expression for the next discrete value of R.
Letr = (1 + r t), which also produces the transformation t =r −1 r . Substituting these into (16),
A change of scale accompanies the change in domain from continuous function to discrete map. Rewrite (17) withR n = 1 − 1 r R n and its algebraic variations.
Equation (18) is the discrete-time analog to the logistic equation (14) and is extensively studied as a simple map that exhibits decaying, oscillatory and chaotic behavior for various values ofr [49] . Variabler is proportional to the fundamental frequency f 0 of the device as seen from (14). Fig. 3 is an orbit diagram for variousr. WithR n = 1 , the device is well behaved untilr ∼ 3. At that pointR n+1 exhibits period doubling and takes on two values. Forr > 3.4,R n+1 takes on one-of-four values. Forr > 3.57 the map is chaotic. Our work proposes that the multivalued and chaotic response in the orbit [50] is the reason why memristors can exhibit chaos.
The discussion below (14) and the transformationr = (1 + r t) below (16) motivates the association ofr → mf 0 . Device modeling reveals that f 0 = µ d 2 , implying that any parameter that influences mobility µ will affect f 0 , hencer by association. These include localized temperature hotspots and voltage gradients [51] . Fig. 4 is a polar plot of R evolution in time, in the absence of a programming voltage. Panel (a) shows a stable memristor resistance of 0.5 while panel (b) shows chaotic evolution with values oscillating between approximately 0.2 -0.8. This confirms that for certain natural frequencies the memristor may exhibit chaotic temporal evolution. 
IV. SPICE MODEL
A relaxation oscillator is a nonlinear oscillator that produces square or triangle waves. Yu [54] .
Our research proposes a new reliability and power aware relaxation oscillator design that is used to further validate the logistic memristor model.
A. R-M-R RELAXATION OSCILLATOR
With reference to the circuit diagram in Fig. 5 , the primary design is the resistor-memristor-resistor (R-M-R) ladder. The resistors are labeled with numeric tags and the memristor is M. The +3V dual power supply into the ladder is multiplexed through switches. The active path at any given time is either vcc-SW1-R1-M-R2-SW0-vee or vcc-SW1-R2-M-R1-SW0vee. The net with the higher potential from among (n0, n1) is switched into the positive input of the comparator. Switch selection is automatically done by the comparator, without any additional logic. Single supply operation is possible by level-shifting up all power supply voltages including the ground by an equal amount. Testbench components and values are listed in Table 1 .
This floating memristor design guarantees that the R-M-R ladder experiences a bi-directional current flow that mitigates long term structural damage in R-M-R caused by electromigration that occurs due to unidirectional current flow. Electro migration causes integrated structures to suffer physical alteration due to material movement in the direction of current. Ongoing research to integrate memristors onto CMOS technologies can benefit from the good design practices identified here [8] , [12] , [18] . The proposed design is power aware with only one comparator. The switches are compatible with the comparator output voltages.
B. FREQUENCY ESTIMATION
A floating memristor has a computational complexity that offsets the circuit level advantage of bidirectional current flow. This is because the device must respond to the integral of the voltage across the device where both voltages are changing. Fig. 6 (a) is the circuit diagram of the R-M-R ladder that forms the backbone of the relaxation oscillator. Fig. 6 (b) shows the voltage evolving across the memristor's terminals (a,b) at circuit net (n1, n0) respectively. The voltage diverges in time; starting at vmin and asymptotically saturating at vmax. Normal use sets vref_lo = vmid-va and vref_hi = vmid+va. Fig. 6 (c) superimposes a small swing, linear triangular wave onto the evolving v(a) at circuit net n1.
Consider the voltages across each component in the circuit. Here R(t) is represented by (10) . The minimum voltage across the memristor is v ab_min = (vcc − vee) R(0) 2R+R(0) . Similarly the maximum voltage across the memristor after it has evolved can be calculated as v ab_max = (vcc − vee) R(∞) 2R+R(∞) . Values for R(0) and R(∞) can be determined from experiments. Equation (19) can be solved numerically for v ab (t).
A fitting function of order 8 is then generated so that it can be algebraically manipulated further using some computational aid [27] . A good fit represented by a function labeled f (t) is shown in Fig. 7 . It is possible that a lesser degree may suffice depending on the accuracy requirements and scope of the problem. The time derivative of this polynomial f (t) is the rate at which the voltage evolves.
This rate multiplied by some unknown time T must equal twice the amplitude of the triangle wave; representing a swing up and followed by a swing down as sketched in Fig. 6 (c) . In (20) , T is the unknown cycle time being solved for and frequency is the inverse of T. 
V. MODEL PERFORMANCE A. SPICE TRANSIENT RESPONSE
The circuit from Fig. 5 was simulated in LTSpice using component models from Analog Devices. LT1001 was chosen to implement the comparator U. It is specified to have a low offset voltage of no more than 15µV-60µV. Datasheet suggests that power supply could be as low as 7V; and this study operates the device at +3V without any adverse observations. Memristor theory indicates that oscillation frequency is inversely proportional to the amplitude as directly observable from (20) . ADG 16-series integrated circuits switches were used for SW0-SW3 and SW0 − SW3; chosen with their polarity of operation in mind.
The switches are operated in single supply mode. ADG1611 is active low enabled while ADG1612 is active high enabled. The on resistance is in the 3 to 4 range and well below the operating parameters of the relaxation oscillator which are in the 1k to 3k range.
In SPICE, the memristor is modeled by (10) . Mathematical operations such as finding the difference between the voltage at pins (a,b), integration of voltage v(a,b) and exponentiation are done by using behavioral SPICE components. Using a behavioral model removes naturally occurring limitations such as saturation of signals at the power rails, noise figure, bandwidth, input offsets and their relationship to commonmode. This is not a concern as long as the envelope of the inputs is understood in comparison to these missing, nonideal limiting factors. Fig. 8 compares the simulated frequency for a range of amplitudes with that computed from the theoretical approach (20) . The simulated fundamental frequency was read from an FFT of the LTSpice square wave. As expected, frequency decreases as the amplitude increases. The fit is poor at very small swings (high frequency) due to approximations in the computed model. In reality the comparator SPICE model is gain-bandwidth limited above 1 kHz. Parasitic contributors in the components cause the SPICE based frequency measurement to be smaller. Additionally, unaccounted comparator offset is a larger fraction of the signal swing [55] . Fig. 9 presents simulated transient data to support the computed and LTSpice-FFT based frequency numbers in Fig. 8 . Both panels of Fig. 9 confirm that a triangular waveform is present at the input of the comparator. In Fig. 9 (a) the triangle has 500mVpp amplitude. The output is an almost rail-to-rail square wave at 1.48 kHz and 51.8% duty cycle. Fig. 9 (b) shows a triangle at 400mVpp and the frequency is 1.78 kHz with 51.7% duty cycle. The duty cycle is consistent at 52 percent. The swing is limited only by the output drive capability of the comparator.
In order to validate component agnostic and reliable response, the comparator was substituted with LT1012 and LT1017 in addition to the LT1001. In all cases, the response was identical and repeatable.
B. ON SENSITIVITY TO TEMPERATURE
We introduce temperature into the model through the Einstein-Nernst relation for mobility [51] .
In (21), µ is mobility, q is charge, k is Boltzmann constant, D is diffusion constant and T is temperature. Unlike the vacancy migration model where resistance is calculated from vacancy concentration, the logistic model requires user input to manage R max and R min ; similar to the DVR and its variants. Fig. 10 shows two plots generated with all parameters set to practical values as before and temperature is varied arbitrarily. The inset shows a plot of mobility (21) versus temperature T where mobility decreases with increasing temperature due random thermal motion of ions.
Lobe area is inversely proportional to temperature. This is expected because for a given frequency a higher temperature reduces vacancy mobility and inhibits resistance evolution. A device with highly mobile vacancies will have a larger lobe for a given stimulus frequency.
In Fig. 10 , the higher temperature (red, dot-dashed) curve is inclined toward the high resistance side. The model correctly captures the device behavior that overall device resistance is proportional to temperature.
Consider the labeling ''Ohmic'' and ''Semiconducting'' within the figure. The low resistance edge of the lobe has increased its resistance in proportion to temperature and is marked ''Ohmic''. The high resistance edge of the lobe has decreased its resistance in inverse proportion to temperature and is marked ''Semiconducting''. This is in agreement with Walcyzk et al.'s empirical data [41] .
To test the temperature dependence further, we generate an expression for the rate of change of memory resistance w.r.t temperature (T ). All parameters were normalized to unity except for v ab (t) = −1 V and µ(T ) = T −1 prior to taking the derivative w.r.t T . The vacancy migration model had tested sensitivity to temperature with µ(T ) = T −1 e −T −1 [20] and it is easy to verify that dR(t,T ) to the temperature; following the associated mobility. The curves all start at a zero rate at time zero. The rate of change increases at some mid-time. This is in agreement with the vacancy or ion-velocity plots in [26] . This shape of the rate is also in agreement with the vacancy migration based (blue, squares) computed resistance curve in Fig. 1 , voltage mode logistic model in Fig. 1 and the current mode curve upcoming in Fig. 12 . Rate of change vs. time (for fixed temperature) is similarly documented by Hu et al. [56] and Wu et al. [57] in the context of spiking neural networks. This proposed model is meant to be generic, yet relatable to general traits of memristors. The ability to respond correctly to temperature adds confidence to the relevance of the logistic model. This model fits the VCA which shows agreement to empirical data in [26, Table 2] ; by inference this model should be able to reasonably model practical devices.
C. ON CURRENT MODE OPERATION
This study considered (10) as suitable for voltage mode memristor operation where a voltage is applied across the device terminals (a,b). Current mode operation pumps a current into the device. Researchers have employed this technique for oscillators and timing storage cells [29] , [58] . The forced electronic current generates a voltage whose integral determines the distribution of ions within the memristor device. The resulting resistance has the expected sigmoid profile as verified in Fig. 12 .
The original definition for the memristor follows, showing that the stimulus can be either of type voltage in the numerator or type current in the denominator.
Starting from (10) , assume that the voltage across the device is a response to a DC current that is sourced into the device. Then v ab (t)dt = iR (t) dt. Assume i = m = f 0 = 1 for simplicity; here i is the forced stimulus, not a response therefore a constant current does not imply a static resistor.
Algebraic manipulation and the transformation R (t) −1 → G(t) results in the following expression where G(t) is conductance.
Take the natural log of both sides, differentiate w.r.t time and desensitize all the constants by setting them to unity.
This is a first order nonlinear ODE of the traditional form y y = (1 − y) and can be solved in closed form.
In (27), W is the ProductLog or Lambert function and c 1 is a constant [59] . Fig. 12 plots the inverse of G(t) from (27) for various values of the initial condition c 1 . The sigmoid profile is clearly visible. Variable c 1 can be used to control the initial low resistance of the memristor. Fig. 12 confirms the expected sigmoid response to a current-mode stimulus. Lambert functions have made an appearance in the context of memristors in Biolek's research [40] . Most circuit applications need only the voltage-mode model, hence future research may further study current-mode inputs.
VI. SCOPE
This proposal is not associated with a physical memristor. It is a mathematical model with variables that can be associated with parameters of a practical device and enables fitting based on empirical data. This section discusses the scope of the model in terms of fingerprints, adaptability to experiments, ability to refine, significance and advantages. 
A. FINGERPRINTS
In terms of scope, the proposed model exhibits the three fingerprints codified by Adhikari et al. [33] . Fig. 2 exhibits all three fingerprints.
The first fingerprint is a pinched hysteresis curve where the device exhibits zero current for zero input voltage as the trace crosses from quadrant 1 to quadrant 3. The second fingerprint requires the I-V lobe area to decrease as the frequency increases as seen for stimuli from 0.1 kHz to 10 kHz. The third fingerprint requires the I-V curve to collapse to a single valued function at infinite frequency. The black trace in Fig. 13 .
The logistic model produces a reasonable fit. A notable deficiency is the hard switching event in quadrant 1 at 0.7V. Hard switching occurs when the ion-rich/poor boundary is influenced by the strong dependence on the electric field near the species-metal interface at the device end plates. Our model does not model this interaction.
C. INTEGRATION WITH NONLINEAR ELEMENTS
The only nonlinearity evident in Fig. 2 is the NDR region. The device exhibits linear resistance as the stimulus frequency increases. There are experimental results where the chemical-metal interface exhibits a rectifying diode characteristic, resulting in a nonlinear, single-valued diode-like I-V curve at high frequencies [18] , [60] .
The proposed model can accommodate this scenario by introducing back-to-back diodes in series with the memristor model as in Fig. 14 signal during the negative half cycle. The decision to float the memristor is to ensure that each side of the memristor sees a diode drop in each cycle. The nonlinear response is not affected by the number of diodes in the loop. This circuit topology is borrowed from Corinto et al. who had proposed a passive circuit model for the memristor [61] . Fig. 14 shows I-V plots from SPICE, demonstrating that the role of the diodes is only to introduce nonlinearity into the resistance curve. Unlike Fig. 2 where the high frequency trace is a straight line, the high frequency trace in Fig. 14 has the diode characteristic. This pairing of a diode with the logistic memristor model confirms the logistic model's ability to scale its characteristic by integrating with other (non/linear) components to build enhanced models.
D. RESPONSE TO TEMPERATURE
The effect of temperature was briefly discussed in V.B, although a persistent question might be why the ability to respond to temperature is important for a generalized model. In retrospect, temperature is naturally present as a parameter related to the device's natural frequency f 0 = µ/d 2 in the logistic model; where µ is the ion mobility and d is device length. Mobility can be further expressed in terms of the Einstein-Nernst expression (21) where temperature T manifests. It is already known from Nardi's numerical work that there is a temperature gradient and hotspots within the device [36] . This temperature gradient is guaranteed to influence local ion mobility in turn influencing f 0 . Hence it is imperative that response to temperature be validated; as has been done in V.B against Walcyzk's experiments.
The Shockley diode equation
q similarly predicts that current decreases when temperature increases; although this too is a general formula that can be made to fit (within reason) any specific diode. In this expression, I D is the diode current, I s is the reverse saturation current, V D is the voltage across the diode, η is the ideality factor or emission constant and V T is the thermal voltage. The thermal voltage is further decomposed in terms of k, Boltzmann constant, q the electronic charge and temperature T.
E. SIGNIFICANCE
A complete picture of our research is shown in Fig. 15 ; starting with the underpinnings in vacancy migration.
The logistic model traces its roots to the Burgers'-like VCA model through prior peer reviewed research [20] , [26] ; located in the innermost circle of Fig. 15 . Those results are symbolic and have been demonstrated to generate insight and useful for circuit implementation. This physics-based foundation has the advantage of opening further lines of investigation such as including the effects of metal-chemical interfaces, short-channel effects, local potential gradients due to manufacturing variations, capacitive and dipole behavior in the chemical species etc.; although symbolic results may no longer be feasible. This unique core sets our model apart from any number of published models.
The VCA transitions into the logistic model through intermediate step of associating a simplified solution to the VCA with the Abel differential equation.
The proposed logistic model exhibits desired qualities that are listed in the call outs at the outermost circle of Fig. 15 . Fingerprints are addressed in VI.A, NDR and nonlinearity has been demonstrated through Fig. 13 and Fig. 14, with historical data from Strukov [4] in VI.B and latest empirical data from Gul [60] in VI.C. Scalability and data fitting are also addressed in VI.C.
With respect to SPICE based circuit implementation, section IV uses the logistic model to develop a memristorresistor VCO that is key to analog and neuromorphic applications. The model is computationally stable and responds in agreement with theory. The logistic model offers the advantage of making the memristor mathematically accessible to the circuit designer to implement with or without modifications in SPICE and manipulate computationally like a Shockley diode, traditional Ebers-Moll BJT and MOSFET equations.
Mathematica code for key computations is presented in the Appendix A.
VII. CONCLUSION
This research presented a new SPICE compatible model for the memristor, based exclusively on the logistic ODE and function. The model's period doubling and chaotic orbit plot effectively pinpoints the origins of the memristor's sensitivity to initial conditions and propensity to chaos. The logistic model mimics a neuromorphic synapse when stimulated with a step input. The logistic model was applied to a power and reliability aware relaxation oscillator. A theoretical method for frequency estimation of this nonlinear circuit is presented and validated favorably against a testbench of the oscillator using industrial grade SPICE models. The logistic model proves to be versatile in its ability to model nonlinear response to voltage, current and temperature stimulus. Its roots in fluid dynamics, coupled with computational simplicity holds the potential for revealing hitherto hidden interdisciplinary relationships in memristor modeling. Variable vcc is the positive power supply voltage. R represents the fixed resistors in the R-M-R ladder. R max is the maximum resistance of the memristor. Variable m is the multiplier that may be used a tuning knob to help match the transition of the experimental data to the model, f 0 is the natural frequency of the memristor and c is the constant. It is also possible to define the vars as a function whose arguments contain the values to be assigned to the variables.
The following expression defines the memory resistance using the logistic function. Integration is done with respect to the dummy variable tt. 
In order to numerically solve for the voltage at net n1 of the memristor, specify that a solution is being sought in the domain of real numbers R; otherwise Mathematica produces a conditional expression. The solution is a list of numbers. In the following code, a time interval within which to generate the fit is defined first, followed by computation of the voltage across the memristor, v(a,b), designated as vabt in the code. 
With the solution v(a,b) as a list of numbers, a fitting function can be found to describe the numerical solution. This work arbitrarily chose a polynomial in degree 8. fitFormula = Fit[timevabList, {1, t, t 2 , t 3 , t 4 , t 5 , t 6 , t 7 , t 8 }//.vars, t] (31)
The rate of change of v(a,b) can be found by differentiating the fitFormula.
The cycleTime is determined as theorized in (20); computed at t → 0; because that is where the rate of change is expected to be the highest as predicted by the vacancy migration based computational model. 
The frequency of oscillation is the inverse of cycleTime. The orbit plot in Fig. 3 consists of all values ofR n+1 for a givenr. A total of 300 values were generated of which the first 50 was discarded. This ensured that transient values do not modulate the plot. 
The recursive function is contained in g[]. The function valuesOfx[] threads the result with the value of r and drops the first 50 data points. The decision to generate 300 and drop 50 was arbitrary. The last line of code calls the valuesOfx[] and g[] to generate the orbit plot. Fig. 4 is generated with a ListPolarPlot[] that calls g[] in (34) .
B. MEMRISTOR MODEL
In this section the exact model used in LTSpice is listed.
R ab is the time-dependent resistance of the memristor. It is defined as the maximum of R min and (10); such that if somehow parameter values are entered incorrectly and (10) evaluates to a negative number, the model will select the minimum resistance of R ab = R min . Variable v ab is the voltage across the terminals of the memristor. A variable φ 0 is provided to allow starting from any previously accumulated flux. Equation (35) is the actual expression in SPICE. Time is not explicitly shown because it is implicitly understood by the simulation tools.
Given that any practical device has parasitic sources, the proposed model added 15fF at each lead. This does not skew the result since the bandwidth of this parasitic capacitor in conjunction with the external in-circuit resistance R of 1k is 159 GHz. The circuits in this paper are operating only in the kHz range. Using the same reasoning, parasitic resistive and inductive effects are also completely ignored.
